Abstract

Current parallelizing compilers cannot identify a significant fraction of parallelizable loops because they have complex or statically insufficiently defined access patterns. As parallelizable loops arise frequently in practice, we have introduced a novel framework for their identification: speculative parallelization. While we have previously shown that this method is inherently scalable its practical success depends on the fraction of ideal speedup that can be obtained on modest to moderately large parallel machines. Maximum parallelism can be obtained only through a minimization of the run-time overhead of the method, which in turn depends on its level of integration within a classic restructuring compiler and on its adaptation to characteristics of the parallelized application. In this paper we present several compiler and run-time techniques designed specifically for optimizing the run-time parallelization of sparse applications. We show how we minimize the run-time overhead associated with the speculative parallelization of sparse applications by using static control flow information to reduce the number of memory references that have to be collected at run-time. We then present heuristics to speculate on the type and data structures used by the program and thus reduce the memory requirements needed for tracing the sparse access patterns. Finally we will show how to optimize the parallelization of sparse reductions. A section is devoted to the implementation of the compiler techniques in the Polaris infrastructure. Experimental results conclude the paper. All static and dynamic techniques introduced here represent a sparse implementation of the LRPD test [17].

1 Run-Time Parallelization Requires Static Compiler Analysis

To achieve a high level of performance for a particular program on today’s supercomputers, software developers are often forced to tediously hand-code optimizations tailored to a specific machine. Such hand-coding is difficult, increases the possibility of error over sequential programming, and the resulting code may not be portable to other machines. The large human effort that is involved in parallelizing code is still keeping parallel programming a task for highly qualified scientists and has kept it from entering mainstream computing. The only avenue for bringing parallel processing to every desktop is to make parallel programming as easy (or as difficult) as programming current uniprocessor systems. This can be achieved through good programming languages and, mainly, through automatic compilation.

Restructuring, or parallelizing, compilers address this need by detecting and exploiting parallelism in sequential programs written in conventional languages as well as parallel languages (e.g., HPF). Although compiler techniques for the automatic detection of parallelism have been studied extensively over the last two decades (see, e.g., [9, 22]), current parallelizing compilers cannot extract a significant fraction of the available parallelism in a loop if it has a complex and/or statically insufficiently defined access pattern. Typical examples are complex simulations such as SPICE [8], DYNA-3D [21], GAUSSIAN [6], CHARMM [2].

In previous work [15, 17] we have shown that a viable method to improve the results of classic, static automatic parallelization is to employ run-time techniques that can trace ‘relevant’ memory references and decide whether a loop is parallel or not. Run–time techniques can succeed where static compilation fails because they have access to the input data. For example, input dependent or dynamic
data distribution, memory accesses guarded by run-time dependent conditions, and subscript expressions can all be analyzed unambiguously at run-time. In contrast, at compile-time the access pattern of some programs cannot be determined, sometimes due to limitations in the current analysis algorithms but most often because the necessary information is just not available, i.e., the access pattern is a function of the input data. For example, compilers usually conservatively assume data dependences in the presence of subscripted subscripts.

In [11] we have presented the general principles of run-time parallelization implementation. Briefly, such run-time parallelization can be effective, i.e., obtain a large fraction of the available speedup by reducing the associated run-time overhead. This can be achieved through a careful exploitation of all or most available partial static information by the compiler to generate a minimal run-time activity (for reference tracing and subsequent analysis). To achieve significant performance gains both compiler and run-time techniques need to take into account the specific characteristic of the applications. While it is difficult and maybe, for now, impractical to specialize the compilation technology to each individual code, we have found two important classes of reference patterns that need to be treated quite differently: dense and sparse accesses.

In our previous work we have mostly discussed how to efficiently implement the LRPD test for the dense case. In this paper we will emphasize the compiler and run-time techniques required for sparse applications. As we will show later, the run-time disambiguation of sparse reference patterns requires a rather different new implementation and presents serious challenges in obtaining good speedups.

In this paper we will first present some more generally applicable techniques to reduce the run-time overhead of run-time testing through shadow reference aggregation. More specifically, we will show how we can reduce the number and instances of memory references traced during execution by using statically available control- and data-flow information. Then we will present specific shadow structures for sparse access patterns and a sparse reduction optimization method. Finally we will present experimental results obtained through implementation in the Polaris infrastructure to illustrate the benefits of our techniques.

2 Foundational Work - The LRPD Test for Dense Problems

We have developed several techniques [14, 17, 13, 12, 16] that can detect and exploit loop level parallelism in various cases encountered in irregular applications: (i) a speculative method to detect fully parallel loops (The LRPD Test), (ii) an inspector/executor technique to compute wavefronts (sequences of mutually independent sets of iterations that can be executed in parallel) and (iii) a technique for parallelizing while loops (do loops with an unknown number of iterations and/or containing linked list traversals). In this paper we will mostly refer to the LRPD test and how it is used to detect fully parallel loops. To make this paper self-contained we will now briefly describe a simplified version of the speculative LRPD test. A detailed description can be found in [14, 17]. Complete details of all techniques can be found in [14, 12].

2.1 The LRPD Test

The LRPD test speculatively executes a loop in parallel and tests subsequently if any data dependences could have occurred. If the test fails, the loop is re-executed in a safe manner, e.g., sequentially. To qualify more parallel loops, array privatization and reduction parallelization can be speculatively applied and their validity tested after loop termination. For simplicity, reduction parallelization is not shown in the example below; it is tested in a similar manner as independence and privatization. The LRPD test is fully parallel and requires time \(O(a/p + \log p)\), where \(p\) is the number of processors, and \(a\) is the total number of accesses made to \(A\) in the loop.

Consider a do loop for which the compiler cannot statically determine the access pattern of a shared array \(A\) (Fig. 1(a)). We allocate the shadow arrays for marking the write accesses, \(A_w\), and the read accesses, \(A_r\), and an array \(A_{np}\), for flagging non-privatizable elements. The loop is augmented with code (Fig. 1(b)) that will mark during speculative execution the shadow arrays every time \(A\) is referenced (based on specific \(c\) rules). The result of the marking can be seen in Fig. 1(c). The first time an element of \(A\) is written during an iteration, the corresponding element in the write shadow array \(A_w\) is marked. If, during any iteration, an element in \(A\) is read, but never written, then the corresponding element in the read shadow array \(A_r\) is marked. Another shadow array \(A_{np}\) is used to flag the elements of \(A\) that cannot be privatized: an element in \(A_{np}\) is marked if the corresponding element in \(A\) is both read and written, and is read first, in any iteration.

A post-execution analysis, illustrated in Fig. 1(c), determines whether there were any cross-iteration depen-
dependencies between statements referencing $A$ as follows. If 
\[ \text{any}(A_f(\cdot) \land A_r(\cdot))^2 \] 
is true, then there is at least one flow-
or anti-dependence that was not removed by privatizing $A$
(some element is read and written in different iterations).
If \[ \text{any}(A_{np}(\cdot)) \] is true, then $A$ is not privatizable (some
element is read before being written in an iteration). If
$Atw$, the total number of marks during the parallel
execution, is not equal to $Atm$, the total number of
marks computed after the parallel execution, then there
is at least one output dependence (some element is over-
written); however, if $A$ is privatizable (i.e., if \[ \text{any}(A_{np}(\cdot)) \]
is false), then these dependencies were removed by priva-
tizing $A$.

2.2 Overhead of the LRPD test for Dense
Access Patterns

The overhead spent performing the LRPD test scales well
with the number of processors and data set size of the par-
allelized loop. For dense access patterns the best choice
for the shadow structures are shadow arrays conformable
to the arrays under test because they provide fast random
access to its elements and can be readily analyzed in par-
allel during the post-execution phase. The efficiency of
the algorithm will be high because (almost) all allocated
shadow space will be used. We can break down the time
spent testing a loop with the LRPD test into the following
components:

1. The initialization of shadow structures - takes time
proportional to the dimension of the shadow struc-
tures (arrays).

2. Checkpointing the state of the program before enter-
ing speculation takes time proportional to the number
of distinct shared data structures that may be modi-
fi ed by the loop. The work involved is approximately
equal to saving all modified shared arrays and thus
very program dependent.

3. The overhead associated with the execution of the
speculative loop is equal to the time spent marking
(recording) the references to the arrays under test,
i.e., proportional with their dynamic count.

4. The final analysis of the marked shadow structures
will be, in the worst case, proportional to the num-
ber of distinct memory references marked on each
processor and to the (logarithm of the) number of
processors. For dense access patterns this phase is
equivalent to parallel merge of $p$ shadow arrays.

5. In case the speculation fails, the safe re-execution of
the loop may cost as much as the restoration of the
checkpointed variables and a sequential re-execution
of the original loop.

Each of these steps is fully parallel and scales with
the number of processors. Another important measure of
performance of run-time parallelization is its relative ef-
ficiency. We define this effi ciency as the ratio between
the speedup obtained through our techniques and the
speedup obtained through hand-parallelization. In case
hand-parallelization is not possible due to the dynamic na-
ature of the code then we measure an ideal speedup.
Another measure of performance is the potential slowdown,
i.e., the ratio between sequential, un-parallelized execu-
tion time and the time it takes to speculate, fail, and re-
execute. Our goal is to simultaneously maximize these
two measures (equal to 1) and thus obtain an optimized
application with good performance.

While we do not consider increasing effi ciency and re-
ducing potential slowdown as being orthogonal, in this pa-
per we will present, to a large extent, avenues to improve
relative efficiency, i.e., how to increase speedups obtained
for successful speculation.

2.3 Some Specific Problems in Sparse Code
Parallelization

The run-time overhead associated with loops exhibiting a
sparse access pattern has the same break-down as the one
described in the previous section. However the scalabil-
ity and relative effi ciency of the technique is, for practical
purposes, jeopardized if we use the same implementation
as the one used for dense problems (and previously de-
scribed).

The essential diffi culty in sparse codes is that the di-
mension of the array tested may be orders of magnitude
larger than the number of distinct elements referenced by
the parallelized loop. Therefore the use of shadow arrays
can become prohibitively expensive: In addition to allo-
cating much more memory than necessary (and cause all
the known problems) the work of the initialization, anal-
ysis and checkpointing phases would not scale with data
size and/or number of processors. We would have to tra-
verse many more elements than have been actually refer-
cenced by the loop and thus drastically reduce the relative
efficiency of our general technique.

For these reasons we have concluded that sparse codes
need a compacted shadow structure. However, such data
structures (e.g., hash tables, linked lists, etc) do not have,
in general, the desirable random, fast access time of ar-
rays. This in turn will increase the overhead represented
by the actual marking (tracing) of references under test,
during the execution of the speculative loop.

\[ \text{any}(v(1 : n)) = (v(1) \lor v(2) \lor \ldots \lor v(n)). \]
do i=1,5
    z = A(K(i))
    if (B1(i) .eq. .true.) then
      A(L(i)) = z + C(i)
    endif
endo

B1(1:5) = (1 0 1 0 1)
K(1:5) = (1 2 3 4 1)
L(1:5) = (2 2 4 4 2)

(a) (b) (c)

Figure 1: (a) transformed for speculative execution, (b) the markwrite and markread operations update the appropriate shadow arrays, (c) shadow arrays after loop execution. In this example, the test fails.

Another important optimization specific to the sparse codes is the parallelization of reductions. This is a quite common operation in scientific codes and has also to be specialized for the case of sparse codes. Usually reductions are parallelized by accumulating in private arrays conformable to their shared counterpart and then, after loop execution, merged in parallel on their shared data. Such an approach is not beneficial if reductions are sparse because the final update (merge) would require much more work than necessary, since only a fraction of the private arrays is actually modified during the loop execution. Moreover, if the contention to the reduction elements is low, then privatization through replication across all processors is also sub-optimal.

Sparse codes rely almost exclusively on indirect, often multi-level addressing. Furthermore, such loops may traverse linked lists (implemented with arrays) and use equivalenced offset arrays to build C-like structures. These characteristics, as we will show later, result in a statically completely un-analyzable situation in which even the most standard transformations like loop distribution and constant propagation, cannot be performed (all statements end up in one strongly connected component). It is therefore clear that different, more aggressive techniques are needed. We will further show that a possible solution to these problems is the use of compile heuristics to speculate on the type of data structures used by the original code, which can be verified at run-time.

A representative and complex example can be found in SPICE 2G6, a well known and much used circuit simulation code, in subroutine BJT. The unstructured loop (implemented with goto statements) traverses a linked list and evaluates the model of a transistor. Then it updates the global circuit matrix (a sparse reduction). All shared memory references are to arrays that are equivalenced to the same name (value) and use several levels of indirection. Because almost all references may be aliased, no classic compiler analysis can be directly applied.

3 Overhead Minimization

Our simple performance model of the LRPD test gives us the general directions for performance improvement. To reduce slowdown we need to improve the probability of successful parallelization and reduce the time it takes to fail a speculation. The techniques handling this problem are important but will not be detailed in this paper. Instead, we will now present several methods to reduce the run-time overhead associated with run-time parallelization: First we will present a generally applicable technique that uses compile time (static) information to reduce the number of references that need to be traced (marked) during speculative execution. Then in Section 4 we will present a method for sparse codes that speculates about the data structures and reference patterns of the original loop and customizes the shape and size of the shadow structures. Finally, in Section 5 we will show how we have implemented sparse reduction parallelization with the help of hash tables, selective privatization and schedule reuse.

3.1 Redundant Marking Elimination

Same-Address Type Based Aggregation While in previous implementations we have traced every reference to the arrays under test we have found that such an approach incorporates significant redundancy. We only need to detect attributes of the reference pattern that will insure correct parallelization of loops. For this purpose memory references can be classified, similar to [4] as:

1. Read only (RO)
2. Write-fi rst (WF)
3. Read-fi rst-write (RW)
4. Not referenced (NO)
NO or RO references can never introduce data dependencies. WF references can always be privatized. RW accesses must occur in only one iteration (or processor) otherwise they will cause flow-dependencies and invalidate the speculative parallelization. The overall goal of the algorithm is to mark only the necessary and sufficient addresses to unambiguously establish the type of reference: WF, RO, RW or NO by using the dominance (on the control graph) relationship.

Based on the control flow graph of the loop we can aggregate the marking of read and/or write references (to the same address) into one of the categories listed above and replace them with a single marking instruction. The intuitive and elementary rule for combining Reads and Writes to the same address is shown in Figure 2.

The algorithm relies on a DFS traversal of the control dependence graph (CDG) and the recursive combination of the elementary constructs (elementary CDG’s) shown in Figure 2. First all Read and Write references are initialized to RO and WF respectively. Then, at every step of the CDG traversal we attempt to aggregate the siblings with the parent of the subgraph, remove the original marks and add the new one at the root of the subgraph. When marks of siblings cannot be directly replaced with a mark of the parent (because they are not of the same type) then references (marks) and their predicates are ORed together and passed to the next level. Simplification of boolean expressions will enhance the chance of success. The final output of the algorithm is a loop with fewer marks than the number of memory references under test. Of course, the effectiveness of this method is program dependent and thus does not always lead to significant improvement (less marks).

It is important to remark that if predicates of references are loop invariant then the access pattern can be completely analyzed before the loop execution in an inspector phase. This inspector would be equivalent to a LRPD test (or simpler run-time check) of a generalized address descriptor. Such address descriptors have been implemented in a more restricted form (for structured control-flow graphs) in [10].

Grouping of Related References We say that two memory addresses are related if they can be expressed as a function of the same base pointer. For example, when subscripts are of the form \( \text{ptr} + \text{affine function} \), then all addresses starting at the pointer \( \text{ptr} \) are related. For example, in SPICE, we find many indices to be of the form \( \text{ptr} + \text{const} \), where \( \text{const} \) takes values from 1 to 50. In fact they are constructed through offset equivalence declarations for the purpose of building C-like structures (struct). The \( \text{ptr} \) takes a different value at every iteration.

Intuitively, two related references of the same type can be aggregated for the purpose of marking if they are executed under the same control flow conditions, or more aggressively, if the predicates guarding of one reference imply the other reference.

More formally, we will define a marking group as set of subscript expressions of references to an array under run-time test that satisfies the following conditions:

- The addresses are derived from the same base pointer.
- For every path from the entry of the considered block to its exit all related array references are of the same type, i.e., have the same attribute from the list WF, RO, RW, NO.

The grouping algorithm tries to find a minimum number of disjoint sets of references of maximum cardinality (subscript expressions) to the array under test. Once these groups are found, they can be marked as a single abstract reference. The net result is:

- A reduced number of marking instructions (because we mark several individual references at once) and
- A reduced size (dimension) of the shadow structure that needs to be allocated because we map several distinct references into a single marking point.

Algorithm outline.

A. CDG and colorCDG construction. We represent control dependence relationships in a control dependence graph, with the same vertices as the CFG and an edge \((X \rightarrow Y)\) whenever \(Y\) is control dependent on \(X\). Figure 4(a) shows the CDG for the loop example in Figure 5. In Figure 4(a), each edge is marked as a predicate expression. For multiple nodes that are control dependent on one node with the same predicate expression, (e.g., Node S2, S3, S4 are control dependent on node S1 with predicate expression A) we put a branch node between S1 and S2, S3, S4 with label A. We name the resulting graph a colorCDG: The white node is the original CDG node and the black node is a branch node. The corresponding colorCDG for example in Figure 5 is shown in Figure 4(b), where node S1 represents a IF statement which leads two branch nodes. Each of these two nodes leads multiple cdg nodes which are control dependent on the edge S1 –A and S1 –NOT A.

B. Recursive Grouping. For each CDG node, in DFS order, the extract_grp function returns the group sets of the current child colorCDG. Siblings are visited in control flow order. In our example, the grouping heuristic is applied in three places: S1, S2, S3. Since references in one CDG node have the same predicate, the compute_local_grp function need only to put subscripts with same base pointer and access type into one group. In grp_union, we do the same work as that in compute_local_grp except the operators are groups of subscripts. When two groups with common elements...
Figure 2: Simple aggregation situations. Currently visited node is root of an elementary cdg. XX=before aggregation is transformed into (YY)=after aggregation. In (D), if the root is RW or WF, then it remains that way and the previous marks of the children, if any, are removed.

C. Marking the Groups. In this step, we simply mark the groups where the first element of a group is referenced.

3.1.1 Global Reference Aggregation

With the same rules as before we can even group references to addresses formed with different base pointers. In other words, we need not analyze references to each array individually but can group them together as long as they follow the same access pattern. This straightforward extension will not lead to smaller shadow structures (because we have to collect all pointer values) but may reduce the calls to marking routines.

A different possibility is that different base pointer groups follow the exact same reference pattern, e.g., two completely different arrays are traversed in the same manner. In this case only one of the arrays will be marked, the tracing of the second one being redundant.

For example, in the program SPICE this global aggregation is made somewhat more difficult because the different base pointers point into the same global array. So even if the access to different base pointers can be marked at the same time we cannot merge their shadow representation. Each pointer will have its own stride even if they can be marked together. Still, this optimization can lead to performance improvements.

The situation is more favorable in P3M where several arrays under test have the same access pattern and are referenced under the same conditions. The different arrays can be mapped to a single shadow array that, when ana-
analyzed after loop execution, can qualify the correctness of the parallelization. Furthermore, even if only some of the references to different arrays can be grouped together we can still significantly reduce the run-time overhead.

4 Shadow Structures for Sparse Codes

Many sparse codes use linked structure traversals when processing their data structures. The referenced pointers can, in principle, take any value (in address space) and give the overall 'impression' of being very sparse and random. For example, in SPICE 2G6 the device evaluation loops (in subroutine load and its descendants, e.g., BJT) traverse linked lists and process C-like structures pointed to by each node in the list. Because the program does its own memory management out of a large statically allocated array, all pointers index into the same space (the code uses different array names but they are overlaid). This makes the task of efficiently shadowing and representing memory references seem extremely difficult.

However a static analysis reveals a single statement strongly connected component, a recurrence between addresses, and its descendants, e.g., BJT) traverse linked lists and process C-like structures pointed to by each node in the list. Because the program does its own memory management out of a large statically allocated array, all pointers index into the same space (the code uses different array names but they are overlaid). This makes the task of efficiently shadowing and representing memory references seem extremely difficult.

After this type of static analysis we can speculate with a high degree of confidence that the code traverses a linked list and that the addresses it references are in some 'advantageous' order which is amenable to optimization.

We have therefore identified the base-pointers used by the loop (the various names of overlaid names) and classified their accesses as:

3. This part of the algorithm has not yet been implemented.

1. monotonic accesses with constant stride
2. monotonic accesses with variable stride
3. random access patterns

Figures 6 and 7 show examples of such accesses. For each of these possible reference patterns we have adopted a specialized representation.

- monotonic constant strides can be recorded in a triplet [offset,stride,count]
- monotonic addresses with variable stride can be recorded in an array with the additional fields [min,max] of their value
- random addresses can be stored in hash tables (if we expect a large number of them) or simple lists which are to be sorted later. Range information will also be maintained and recorded.

The run-time marking routines are adaptive, i.e., they will verify the class of the access pattern and use the simplest possible form of representation. Ideally all references can be stored as a triplet, dramatically reducing the space requirements. In the worst case, the shadow structures will be proportional to the number of marked references. The type of reference, i.e., WF, RO, RW and NO will be recorded in a bit vector which could be as long as the number recorded references.

After loop execution the analysis of the recorded references will again use algorithms that range from the simplest to the most time consuming.

We will test the data dependence conditions by detecting if pointers (and their associated groups, as defined in Section 3.1) collide through the following hierarchical procedure:

- Check for overlap of address ranges traversed by the base pointers (linked lists) using min/max information.
Before marking

\[\begin{align*}
S0 & \quad \text{DO } i = 1, N \\
S1 & \quad \text{IF } (A) \text{ THEN} \\
S2 & \quad A(B(i)+1) = \ldots \\
S3 & \quad A(B(i)+2) = \ldots \\
S4 & \quad A(B(i)+3) = \ldots \\
S5 & \quad \text{ELSE} \\
S6 & \quad \ldots = A(B(i)+2) \\
S7 & \quad \ldots = A(B(i)+3) \\
S8 & \quad \ldots = A(B(i)+4) \\
S9 & \quad \text{ENDIF} \\
S10 & \quad \text{IF } (A) \text{ THEN} \\
S11 & \quad \text{MARK_WRITE( grp1 )} \\
S12 & \quad A(B(i)+1) = \ldots \\
S13 & \quad \text{MARK_WRITE( grp2 )} \\
S14 & \quad A(B(i)+2) = \ldots \\
S15 & \quad \text{MARK_WRITE( grp3 )} \\
S16 & \quad A(B(i)+3) = \ldots \\
S17 & \quad \text{MARK_READ( grp2 )} \\
S18 & \quad \ldots = A(B(i)+2) \\
S19 & \quad \text{MARK_READ( grp3 )} \\
S20 & \quad \ldots = A(B(i)+3) \\
S21 & \quad \text{ENDDO} \\
\end{align*}\]

Groups:

- grp1: \(B(i)+i \mid i=1,5,6\)
- grp2: \(B(i)+i \mid i=2,3\)
- grp3: \(B(i)+i \mid i=4\)

After grouping and marking

\[\begin{align*}
S0 & \quad \text{DO } i = 1, N \\
S1 & \quad \text{IF } (A) \text{ THEN} \\
S2 & \quad \text{MARK_WRITE( grp1 )} \\
S3 & \quad A(B(i)+1) = \ldots \\
S4 & \quad \text{MARK_WRITE( grp2 )} \\
S5 & \quad A(B(i)+2) = \ldots \\
S6 & \quad \text{MARK_WRITE( grp3 )} \\
S7 & \quad A(B(i)+3) = \ldots \\
S8 & \quad \text{MARK_READ( grp2 )} \\
S9 & \quad \ldots = A(B(i)+2) \\
S10 & \quad \text{MARK_READ( grp3 )} \\
S11 & \quad \ldots = A(B(i)+3) \\
S12 & \quad \text{ENDDO} \\
S13 & \quad \text{IF } (A) \text{ THEN} \\
S14 & \quad A(B(i)+5) = \ldots \\
S15 & \quad \text{MARK_READ( grp3 )} \\
S16 & \quad \ldots = A(B(i)+4) \\
S17 & \quad \text{ENDIF} \\
\end{align*}\]

Figure 5: Example of loop, obtained marking groups and resulting loop marked for speculative execution

- If there is overlap then check (analytically) triplets for collisions; Check collision of monotonic stride lists by merging them into one array
- Sort random accesses stored in lists (if they exist) and merge into other the previous arrays. (Self collisions will be detected during sorting)
- Merge hash tables (if they exist) into the previous arrays. (Self collisions will be detected at insertion time)

If at any time a collision is detected, then the type of reference will be read from the bit vector for that particular address and any possible data dependence will be detected.

This scheme uses shadow data structures that are, in general, more expensive (no random access) to access and analyze than the shadow arrays used in dense problems. However, if the speculation about the code’s reference pattern is correct then storage requirements are minimized and only inexpensive operations will be performed. Of course, should the speculation fail then the only advantage of this technique is its compact storage. As we will show in Section 6.1, we have devised reasonably accurate compile time heuristics for a successful speculation.

5 Sparse Reduction Parallelization

Reduction operations in scientific codes are quite frequent and represent an important fraction of execution time. They have been studied extensively, most recently in [3]. In the case of sparse codes the reductions will usually be effected in a sparse manner across a large array. More precisely, the iterations of a loop will update only a small fraction of the total shared space. The degree of contention (repetition) ranges from moderate to low, depending on the application.

Sparse codes index their reduction operands indirectly. For example, in SPICE, all memory references are indirect and point to the same global array name. This makes any compile time reduction validation impossible, i.e., we cannot prove that the reduction operands will be referenced only in the reduction statement and nowhere else in the loop. To solve this problem we use run-time validation of reductions [17].

The generally accepted parallelization algorithm (especially for shared memory machines) is to accumulate in private storage and then, after loop exit, to perform the reduction operation across processors. This method usually employs private conformable arrays. For sparse reductions the use of replicated private arrays can become prohibitively expensive both in terms of space and in traversal time.

We developed a hybrid method that first compacts that
Phase 1: Hashing Reductions. The first time a loop with reductions is executed all reduction operands are hashed in private, conformable arrays. Given the simplified loop

\[
\text{DO } i = 1, 6 \\
\quad \ldots \\
\quad A(B(i)) = A(B(I)) + 1 \\
\quad \ldots \\
\text{ENDDO }
\]

which performs a reduction on array \( A \) indexed by array \( B \) and 3 processors. First we allocate 3 private hash tables \( H \) pointing into a private accumulation array (all of the same dimension) \( P \). \( H \) and \( P \) could be also considered as a structure consisting of key and data and expanded across the 3 processors. After inserting into the \( H\)-P table during parallel loop execution, the expanded array \( P \) is ‘reduced’ into the original shared array \( A \). Figure 8 shows how the contents of the subscript array \( B \) is hashed into \( H \) and then \( H \) is used to accumulate in private storage during parallel execution.

This phase is scalable, uses compact private memory
but privatizes all references. Of course references are hashed and therefore fairly expensive.

**Phase 2: Selective Privatization and Reference Redirection**

In the second instance of the loop during the execution of the program we speculate (or know, as we will show in the next phase) that the access pattern of the reduction has not changed and reuse the information collected in the first phase (first instantiation of the loop). In this case we know exactly which array elements are referenced by more than one processor and need to be privatized. In order to keep the access time to the reduction elements fast (as opposed to hashing the address) we will modify the subscript array so that the selected entries point to addresses in a privately allocated storage area. For 'pure' Fortran this means out of bounds indexing and is generally not allowed. We overcome this 'syntactic' problem by letting the compiler overallocate the relevant shared arrays by a sufficient amount beyond their original dimension. This trick allows us to point into the same physical array and still conform to the standards.

Figure 9 shows the needed transformations for executing parallelizing a sparse reduction with a low degree of cross-processor contention (sharing). In stage 1 we modify the subscript array B only in the positions that need to be privatized. These positions have been collected in Phase 1 and the additional space has been preallocated at the end of the shared array A in the a section named P.

The original subscript elements from array B are saved. In stage 2 the loop executes in fully parallel mode without contention. In 3, after loop finish, the privately accumulated results are added into the shared array A based on the established map. Finally in stage 4 the original elements of B are restored leaving the all original program unchanged for the rest of the program execution. As a final remark we should mention that in this phase the P-H section is much smaller than that used in Phase 1 because it has to hold only the privatized elements (in Phase 1 it holds all references).

**Phase 3: Information Reuse through Global Variance Control**

The scheme in Phase 2 works well and is valid only if the addresses of the reduction operands do not change from one loop instantiation to the other. This technique is known as 'schedule reuse' [23]. It relies on the fact that we can prove that the reference pattern is not changing. This can be accomplished either through static compiler analysis (proving that the subscript array is not modified) or at run-time by comparing new and old addresses. We have devised a complementary technique: **Global Variance Control**. We prove, at run-time, that addresses don't change by flagging the event when they do change. In many cases this is an easier and less time-consuming task. In our loop example in subroutine BJT...
from SPICE we analyze, in the scope of its outer loop where (any) address could be modified. The most conservative assumption is that if an integer array is modified within the scope of our analysis then the information collected cannot be reused. This technique allows us to insert a minimal number of marking points in the program. If the references don’t change then these points will never be reached and thus do not consume any time. In our test case from SPICE, the reference pattern changes only 2 times during the code execution and so Phase 1 of our algorithm is invoked only 3 times. In case more accuracy is needed (less conservative) we can flag the range of integers that are modified within the scope of our analysis and which are used by the loop under test.

6 Experimental Results

6.1 Run-time Overhead Reduction

We have implemented the previously presented method of reducing marking points in a program through the grouping algorithm in the POLARIS compiler infrastructure [1].

The grouping algorithm has been implemented as part of our run-time parallelization pass, the last optimization/transformation step before the code generation pass in Polaris. We have run it on several important loops from the Perfect Benchmarks (SPICE2G6, Ocean), SPEC (TFFT2) and a N-body code from NCSA (P3M). In Figure 10 we compare the number of references to the arrays under run-time test in the original code, the number of references that were marked in a previous implementation of the LRPD test (that already had some optimizations based on simple dominator relation between references) and the resulting number of static marking after applying the grouping technique. The reduction is significant in all cases and does indeed contribute to improved performance. Of course, the actual performance improvement is more impacted by the dynamic counts of the marking code than from the reduction in code size.

We have applied the technique to several loops from SPICE, OCEAN (PERFECT codes), P3M (an NCSA benchmark) and TFFT2, a SPEC benchmark. We will now use the main loop in subroutine BJT from SPICE as our case study and give statistical results for all the other loops.
A Case Study: SPICE 2G6 We have chosen as the target of our detailed experiment the loop in subroutine BJT of the SPICE 2G6 code. This loop has an almost identical access pattern as most of the device evaluation step and represents between 31% and 57% of the total execution time of the code. The SPICE2G6 program is a very sparse code and thus offered us the opportunity to evaluate both our grouping methods (which are also applicable to dense codes) as well as the choice of shadow structures and sparse reduction validation and optimized parallelization.

The unstructured loop has first been brought to a structured do loop form (a separate pass we have developed in Polaris). Then, thorough a different technique we have recently developed, we have distributed the dominating recurrence outside the loop: This is in fact the loop containing the linked list traversal that controls the traversal of all data structures of the loop and has the form \( \text{LOC} = \text{NODPLC(LOC)} \). This first loop is execute sequentially and all pointers are collected in a temporary array of pointers that is used by the remainder of the BJT loop (and has random access).

Then we have used the run-time pass of the compiler to instrument the minimal number of reference groups for run-time marking. The loop invariant part of marked addresses has been hoisted outside the loop and set up as an inspector loop. It represents the flow insensitive traversal of all base pointers (13 of them) that the loop can reference. These are the base pointers of all marking groups. The predicates guarding their actual execution is loop variant and had to be left for marking inside the loop itself. The traversal and analysis of the inspector loop gives us a conservative result whether there are any cross-processor collisions (overlaps) between the references. The shadow data structures used by our Run-time library for reference tracing are *triplets* for 7 pointers, list of values for 3 other the pointers and hash tables for the reduction operand addresses. Had our ‘guess’ been incorrect then our adaptive run-time library would have automatically ‘demoted’ the triplets (for linked lists with constant, monotonic stride) to lists and then hash tables. The run-time libabry also collects range information on the fly (min/max values of specific base pointers).

Then we have generated 4 versions of the loop that represent a combination of four situations:

1. Conservative test (inspector) is sufficient to qualify the loop as parallel
2. Speculative execution is needed in order to mark the dynamic existence of the groups (based on the actual control flow) and qualify/disqualify the loop as parallel after execution
3. The reduction parallelization needs to be verified - Phase 1 of the reduction algorithm
4. The reduction parallelization is known to be valid because it has been proven in a previous instantiation and Phase 3 has shown no modification of addresses

Finally we have instrumented (with the help of the same grouping algorithms) the remainder of the loop containing BJT to flag any shared integer variable (potential address modification).

Depending on the dynamic situation simple code generated by the compiler decides which version to run.

In our experiments with two different input sets we have had to run the conservative inspector and Phase 1 of the reduction parallelization only 3 times: The first time and 2 other times when address modification outside the loop have been flagged. For the reduction validation it was sufficient to show that the range of the reduction operand addresses did not overlap with the rest of the references.

The experimental setup for our speedup measurement consisted of a 16 processor HP-V class system with 4Gb memory, running the HPUX11 operating system.

In Figures 11 and 12 we show the speedups obtained for two input sets. The graphs report ideal speedup, speedup with no run-time checking but with our reduction parallelization and overall actual obtained speedup. The results seem to scale up to 8 processors. We have not reported numbers for larger number of processors because our input set was fairly small. (Forking overhead is 5% of the serial time - very significant). Additional insights are presented, i.e., execution time breakdown per phase.
Figure 11: The input data is extended from input data of SPEC89-92, the execution time of loop BJT is about 10% of total execution time of SPICE.
Figure 12: The input data is extended from a 8 bits adder, the execution time of loop BJT is about 31% of total execution time of SPICE.
7 Conclusion

The paper presents several techniques to increase the potential speedup and efficiency of run-time parallelized loops. Great emphasis has been put on efficiently applying the run-time parallelization for sparse codes. The detailed case study, Spice, is one of the most difficult codes of pointers, linked structure traversals, etc. So by parallelizing SPICE we hope to gain valuable experience applicable to C programs. Furthermore, our sparse reduction parallelization technique is generally applicable.

References


